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• Excellent low-temperature perform-
ance makes ultracapacitors suitable for
storing energy in applications at tem-
peratures too low for batteries.
• The consistent performance of ultra-
capacitors over time enables reliable
operation not possible with batteries.
• Unlike batteries, ultracapacitors can
be safely left completely discharged for
indefinitely long times.
• Whereas the charge-discharge effi-
ciency in conventional power manage-
ment using rechargeable batteries is
typically about 50 percent, the charge-
discharge efficiency in HPM typically
exceeds 90 percent.
For the cordless drill, a dedicated
charger is used to fully realize the ad-
vantages of the ultracapacitors as en-
ergy-storage devices. Because of the
non-critical nature of charging and dis-
charging of ultracapacitors, this
charger is less complex and less costly
than would be a battery charger for the
same power drill. More spectacularly,
taking advantage of the unique charg-
ing characteristics of ultracapacitors,
this charger can make the ultracapaci-
tor-powered cordless drill ready for op-
eration in seconds, in contradistinction
to the several hours needed to recharge
batteries.
This work was done by Dennis J. Eichenberg
of Glenn Research Center. Further information
is contained in a TSP (see page 1).
Inquiries concerning rights for the com-
mercial use of this invention should be ad-
dressed to NASA Glenn Research Center, In-
novative Partnerships Office, Attn: Steve
Fedor, Mail Stop 4–8, 21000 Brookpark
Road, Cleveland, Ohio 44135. Refer to
LEW-18116-1.
The Power Pack attached to the bottom of the
handle of the power drill utilizes ultracapacitors,
rather than batteries, to store energy.
Cumulative Timers for Microprocessors
Accumulated operating times and serial numbers would be displayed.
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It has been proposed to equip future
microprocessors with electronic cumula-
tive timers, for essentially the same reasons
for which land vehicles are equipped with
odometers (total-distance-traveled me-
ters) and aircraft are equipped with
Hobbs meters (total-engine-operating-
time meters). Heretofore, there has been
no way to determine the amount of use to
which a microprocessor (or a product con-
taining a microprocessor) has been sub-
jected. The proposed timers would count
all microprocessor clock cycles and could
only be read by means of microprocessor
instructions but, like odometers and
Hobbs meters, could never be reset to
zero without physically damaging the chip.
A timer according to the proposal
could be either an external device con-
nected to a microprocessor or embed-
ded within the microprocessor. The ex-
ternal implementation could be retrofit
to a pre-existing microprocessor. In the
external implementation (see figure),
the timer would include a prescaler; an
inter-integrated-circuit (I2C) or a serial
peripheral interface (SPI) module; and
a flash random-access memory (RAM)
that would store a unique serial number
and a prescaler-reduced count of clock
cycles, both of which could be read over
a one- or two-wire bus.
The serial number stored in the flash
RAM would serve as the serial number
of the microprocessor and of any equip-
ment containing the microprocessor,
for purposes of registering any warranty
of the equipment and verifying the au-
thenticity of the equipment. On a dis-
play generated by the microprocessor,
the user could compare the electroni-
cally stored serial number with the se-
rial number printed on a label affixed
to the equipment and the serial num-
ber on the warranty registration and
could read the accumulated operating
time. Periodically, during normal oper-
ation, the microprocessor would at-
tempt to interrogate the flash memory
and would turn itself off if it were un-
able to read its proper serial number.
Upon each such interrogation, the
count stored in the flash memory would
be incremented.
The internal implementation would
function similarly to the external im-
plementation, except that the serial
number and the prescaler-reduced
count of clock cycles would be stored
in either (1) part of the flash RAM
used by the rest of the microprocessor
or (2) a separate flash RAM dedicated
to the timer. It would be necessary to
design the microprocessor hardware
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A Cumulative Timer could be added to a microprocessor as an electrically connected external unit. Al-
ternatively, it could be incorporated as an integral part of the microprocessor.
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and software so that there would be no
way to decrement the count or other-
wise exert external control over the
timer flash RAM.
This work was done by John O. Battle of
Caltech for NASA’s Jet Propulsion Labora-
tory. Further information is contained in a
TSP (see page 1).
In accordance with Public Law 96-517,
the contractor has elected to retain title to this
invention. Inquiries concerning rights for its
commercial use should be addressed to:
Innovative Technology Assets Management
JPL
Mail Stop 202-233
4800 Oak Grove Drive
Pasadena, CA 91109-8099
(818) E-mail: iaoffice@jpl.nasa.gov
Refer to NPO-43599, volume and number
of this NASA Tech Briefs issue, and the
page number.
